Histogram memory reduction in FPGA gradient edge detectors

EmpowerHR4Inno project is implemented at the Faculty for International Economics, Finance and Business and sponsored through IPA grant sheme „Scientific potential in support of innovation development“, CFCU/MNE/212, call reference EuropeAid/172-351/ID/ACT/ME. This website was created and maintained with the financial support of the Ministry of Education, Science and Innovation in Montenegro, Ministry of Finance in Montenegro and Delegation European Union. Its contents are the sole responsibility of Faculty for International Economics, Finance and Business UDG and do not necessarily reflect the views of the European Union.